Clik here to view.
Re: Variant Lengths on a Bundle in Harness XC
Hi Pat, Same with your opinion. Follow your method and do breakdown, bundle length on each derivative shows the correct bundle length.The length "20" (which is "1" as above) is the bundle length of...
View ArticleWire Usual
Hello All I have a question regarding the creation of a new wire on Vesys 2.0. When creating a new wire there is a tick box which says "Wire Usual". However I have no idea what ticking or un ticking...
View ArticleSimulation of edge to tri-state transition
Hi all, The situation:I'm getting some weird measurements at the output of an LVCMOS output. The output can be high, low or tri-stated becaused it's a shared signal between multiple IC's. At the moment...
View ArticleRe: DxDatabook: empty field replaced with 0R value
This is a known issue which has been fixed in VX.2, though you will now get 0 instead of 0R for empty value fields.
View ArticleRe: Wire Usual
Hi Chris,One should select the "Wire Usual" option to indicate which wire size should be selected by default when two or more wire sizes share a Material code and CSA ThanksSaurabh
View ArticleHow to calculate the metal area for some power signals
Suppose that I have generated 3 power signals (VSSI, VCCI, VCCE) and that I want to calculate the metal (only one layer, for example M1) area (as a percentage) of each signal. Is it possible...
View ArticleClik here to view.
Re: Use of project properties to control Severity and Availability for a...
IXDRCheckAdvancedConfiguration is already implemented and working good for different running modes. But it seems that the ApplicationContext (to get current project settings) is also not available in...
View ArticleRe: dxdatabook
My first impression is ......Something wrong with product registration .....Try Re-Registration of products (Refence = MG586305 - This technote is about Startup Menus - But should help you to show How...
View ArticleClik here to view.
Re: How to calculate the metal area for some power signals
That sounds like the single-layer form of Net Area Ratio to me. (Documented in the SVRF manual, svrf_ur.pdf.) Does this work for you, or is there something not quite right? If you need something a bit...
View ArticleRe: DxDatabook: empty field replaced with 0R value
Thnaks Robert.What about if i want to show nothing instead 0? If i enter nothing in my Access table why DxDatabook fill the field with 0? 0 is not nothing. This happen only for field marked as "Show...
View ArticleRe: DxDatabook: empty field replaced with 0R value
Same for us, too. We use IEC62 format and have symbols that are used in mutiple parts database entries. Some parts have a value and some not. A visible "0" at the parts with no value is not nice.
View ArticleRe: DxDatabook: empty field replaced with 0R value
It is a limitation of how real numbers are handled as far as I understand the problem.
View ArticleCan I run an executable or batch file at startup?
Currently when I want to open DxDesigner, I run a exectuable (of batch file) that copies some files from a network drive to my local drive and then invokes viewdraw.exe. For a couple of reasons, it...
View ArticleClik here to view.
COVER FREE AREA
Hi,I merged 5 different gds files into a unique layout like the image for example I would like to know if it's possible to cover all free area around chips with a specific layer, using a command like...
View ArticleRe: Regarding Dashboard
Which version you are using ?If EE7.9.3 onwards; I suggest to use iCDBProjectBackup utility...
View ArticleRe: Can not open DxDesigner project doing the forward annotation
Hello Robert, Where would I find this info within the project, checked settings, nothing like this there. I am having the same problem, pcb: Error 5709: Could not open schematic Schematic1. Thanks
View ArticleClik here to view.
Error 5709: Could not open schematic
Need some help, using PADS VX1.2, trying to compile my schematic and getting this error. Already tried the symbol library fix, and that didn't seem to work. Here is the full error list, Finished...
View ArticleRe: COVER FREE AREA
Hi Luciano,That's very doable. I've drawn large chip-surrounding polygons required by foundries before in just such a fashion. Here's some code that will do the trick. This would be typed into the...
View Article