Quantcast
Channel: Mentor Graphics Communities: Message List
Browsing all 1329 articles
Browse latest View live

Re: Display Capital Login name on Capital Application WINDOW

ok tried different ways , didnt work though ,I await some answer, See below post by Nuri. How To: Display a banner on your Capital application window

View Article


CES, Trace to VIA hole Clearance

Dear ALL,how to setup in CES a Trace to Via Hole (drill) clearance rule? Kind Regards,Oscar

View Article


Re: Display Capital Login name on Capital Application WINDOW

It seems that you have to supply the username and password as encrypted values. In addition, this only works with client applications (like Logic, Integrator), but not with Capital Launcher.Simon

View Article

How to save actual lengths to text file?

Hello,I have a layout database with actual lengths available in CES. Is there a way to export them to a text format for additional processing?Thank you. michagal--------------May the force be with you.

View Article

Image may be NSFW.
Clik here to view.

Having trouble using vreguvm in RHEL 6.5 with GNOME Desktop

When I run vreguvm -gui i get below error# Error: An Unexpected error has occurred. : Could not initialize class org.eclipse.swt.widgets.DisplayPlease help in resolving it.

View Article


Re: CES, Trace to VIA hole Clearance

In the current release, when Pads are removed, the Trace to Pad spacing becomes the Trace to Hole spacing. In the upcoming release, additional controls have been added for Drill Hole to Copper...

View Article

Re: Having trouble using vreguvm in RHEL 6.5 with GNOME Desktop

Nitin, I believe you're missing the required 32-bit libraries on your 64-bit Linux system. Please refer to the following TechNote:...

View Article

Image may be NSFW.
Clik here to view.

Re: Intelligent PDF with attributes visible

Hi,Smart PDFs can be generated using Capital Publisher. You can use VeSys xml file to generate PDFs from Capital Publisher.  Below is the snap shot of a PDF file generated from Capital Publisher for a...

View Article


Re: CES, Trace to VIA hole Clearance

Thank you for your reply Vern.No workaround at the moment?Thanks,Oscar

View Article


ddrx batch simulation timing model assignment

While assigning timing models do i need to create timing models for both controller as well as memory.while creating timing models in hyperlynx it asks for various timing parameters.Do these timing...

View Article

Image may be NSFW.
Clik here to view.

RSCM/ICDB required

HiWe are on the Vx1.1 Xpedition->dxdesigner flow.  We make very small schematics and boards and we have a small EE department with 20 or so users.  Do we have to use the ICDB/RSCM.  Our users...

View Article

Re: Couple of general usage xPCB questions.....

Thanks for the responses.  The padstack processor seems more geared towards larger updates.  And I get about setting the via prior to placement.  I was just looking to see if there was something like...

View Article

Centering RefDes on part?

Is there a automated/simple way to put the silkscreen and/or assy reference back on the origin on the part in the pcb layout, beside doing it manually? I often use an existing board as a spring board...

View Article


Re: Change Calibre View Setup dialog options when running Calibre xRC in the...

This item was done in 2008 and now it's 2016... The Calibre View Setup has now a "CalibreView Setup File" field but it only has the "Browse" "View" and "Load" options but not "Save"... (there's a...

View Article

Via Soldermask Valor checks

I need to be able to flag test point vias with soldermask openings too small or no opening at all.  Problem is Pads design software will assign test points that have a soldermask opening smaller than...

View Article


Re: Via Soldermask Valor checks

Matt - thanks for your post. This area is for general questions and suggestions about the communities. You mention both PADS and NPI in your question, but it seems to be more of an NPI question. So I...

View Article

Re: Via Soldermask Valor checks

Yeah, OK to move it where it should go.  Is an NPI question, probably independent of the design software it came from.

View Article


Re: Via Soldermask Valor checks

Thanks. done.

View Article

Image may be NSFW.
Clik here to view.

Re: RSCM/ICDB required

Adam,You can work on projects without using the RSCM, the only thing you can not do is have multiple people work in the project at the same time, this includes working in Xpedition and xDX Designer...

View Article

Help on download advanced library editor

Dear allHow can I get the permission to download advanced library editor 3.3 from https://communities.mentor.com/docs/DOC-2383. Thank you very much.I had got an account...

View Article
Browsing all 1329 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>